## Features

- Low Voltage and Standard Voltage Operation: 2.7 (V<sub>cc</sub> = 2.7V to 5.5V)
- Internally Organized 128 x 8
- Two-wire Serial Interface
- Bidirectional Data Transfer Protocol
- 1 MHz Compatibility
- 4-Byte Page Write Mode
- Self-Timed Write Cycle (5 ms max)
- High Reliability
  - Endurance: 1 Million Write Cycles
  - Data Retention: 100 Years
- Automotive Grade and Lead-Free/Halogen-Free Devices Available
- 8-lead JEDEC SOIC and 8-lead TSSOP Packages


# Description

The AT24C11 provides 1024 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 128 words of 8 bits each. The device is optimized for use in many automotive applications where low power and low voltage operation are essential. The AT24C11 is available in space saving 8-lead JEDEC SOIC and 8-lead TSSOP packages and is accessed via a Two-wire serial interface. In addition, the entire family is available in 2.7V (2.7V to 5.5V).


## Table 0-1. Pin Configuration

Pin Name	Function
NC	No Connect
SDA	Serial Data
SCL	Serial Clock Input
TEST	Test Input (GND or VCC)

#### 8-lead TSSOP



## 8-lead SOIC





# Two-wire Automotive Temperature Serial EEPROM

1K (128 x 8)

# AT24C11

Note: Not recommended for new design; please refer to AT24C01B Automotive datasheet.






# **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current 5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



## 1. Pin Description

**SERIAL CLOCK (SCL):** The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

**SERIAL DATA (SDA):** The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open collector devices.

## 2. Memory Organization

**AT24C11, 1K SERIAL EEPROM:** Internally organized with 32 pages of 4 bytes each. The 1K requires a 7-bit data word address for random word addressing.

#### Table 2-1.Pin Capacitance

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +2.7V$  to +5.5V

Symbol	Test Condition	Мах	Units	Condition
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	8	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub>	Input Capacitance (A0, A1, A2, SCL)	6	pF	$V_{IN} = 0V$

### Table 2-2.DC Characteristics

Applicable over recommended operating range from:  $T_{AE} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = +2.7V$  to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V <sub>CC1</sub>	Supply Voltage		2.7		5.5	V
V <sub>CC2</sub>	Supply Voltage		4.5		5.5	V
I <sub>cc</sub>	Supply Current V <sub>CC</sub> = 5.0V	READ at 100 kHz		0.4	1.0	mA
I <sub>cc</sub>	Supply Current V <sub>CC</sub> = 5.0V	WRITE at 100 kHz		2.0	3.0	mA
I <sub>SB1</sub>	Standby Current V <sub>CC</sub> = 1.8V	$V_{IN} = V_{CC} \text{ or } V_{SS}$		0.6	3.0	μA
I <sub>SB2</sub>	Standby Current V <sub>CC</sub> = 2.5V	$V_{IN} = V_{CC} \text{ or } V_{SS}$		1.4	4.0	μA
I <sub>SB3</sub>	Standby Current V <sub>CC</sub> = 2.7V	$V_{IN} = V_{CC} \text{ or } V_{SS}$		1.6	4.0	μA
I <sub>SB4</sub>	Standby Current V <sub>CC</sub> = 5.0V	$V_{IN} = V_{CC} \text{ or } V_{SS}$		8.0	18.0	μA
ILI	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } V_{SS}$		0.10	3.0	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{CC} \text{ or } V_{SS}$		0.05	3.0	μA
V <sub>IL</sub>	Input Low Level <sup>(1)</sup>		-0.6		$V_{CC}  imes 0.3$	V
V <sub>IH</sub>	Input High Level <sup>(1)</sup>		$V_{CC} \times 0.7$		V <sub>CC</sub> + 0.5	V
V <sub>OL2</sub>	Output Low Level V <sub>CC</sub> = 3.0V	I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OL1</sub>	Output Low Level V <sub>CC</sub> = 1.8V	I <sub>OL</sub> = 0.15 mA			0.2	V

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.





### Table 2-3.AC Characteristics

Applicable over recommended operating range from  $T_A = -40^{\circ}C$  to +125°C,  $V_{CC} = +2.7V$  to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

		2.7V, 5.0V		
Symbol	Parameter	Min	Max	Units
f <sub>SCL</sub>	Clock Frequency, SCL		1000	kHz
t <sub>LOW</sub>	Clock Pulse Width Low	0.4		μS
t <sub>HIGH</sub>	Clock Pulse Width High	0.4		μS
t <sub>AA</sub>	Clock Low to Data Out Valid	0.05	0.55	μS
t <sub>BUF</sub>	Time the bus must be free before a new transmission can start <sup>(1)</sup>	0.5		μs
t <sub>HD.STA</sub>	Start Hold Time	0.25		μS
t <sub>SU.STA</sub>	Start Set-up Time	0.6		μS
t <sub>HD.DAT</sub>	Data In Hold Time	0		μS
t <sub>SU.DAT</sub>	Data In Set-up Time	100		ns
t <sub>R</sub>	Inputs Rise Time <sup>(1)</sup>		0.3	μS
t <sub>F</sub>	Inputs Fall Time <sup>(1)</sup>		100	ns
t <sub>su.sto</sub>	Stop Set-up Time	0.25		μs
t <sub>DH</sub>	Data Out Hold Time	50		ns
t <sub>WR</sub>	Write Cycle Time		5	ms
Endurance <sup>(1)</sup>	5.0V, 25°C, Page Mode	1M		Write Cycles

Note: 1. This parameter is ensured by characterization only.

## 3. Device Operation

**CLOCK and DATA TRANSITIONS:** The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 3-3 on page 6). Data changes during SCL high periods will indicate a start or stop condition as defined below.

**START CONDITION:** A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 3-4 on page 6).

**STOP CONDITION:** A low-to-high transition of SDA with SCL high is a stop condition which terminates all communications. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 3-4 on page 6).

**ACKNOWLEDGE:** All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. Any device on the system bus receiving data (when communicating with the EEPROM) must pull the SDA bus low to acknowledge that it has successfully received each word. This must happen during the ninth clock cycle after each word received and after all other system devices have freed the SDA bus. The EEPROM will likewise acknowledge by pulling SDA low after receiving each address or data word (see Figure 3-5 on page 6).

AT24C11

**STANDBY MODE:** The AT24C11 features a low power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

**MEMORY RESET:** After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by following these steps:


(a) Clock up to 9 cycles, (b) look for SDA high in each cycle while SCL is high and then (c) create a start condition as SDA is high.

#### Figure 3-1. Bus Timing

SCL SCL SDA IN SDA OUT

Figure 3-2. Write Cycle Timing SCL: Serial Clock, SDA: Serial Data I/O

SCL: Serial Clock, SDA: Serial Data I/O



Note: 1. The write cycle time  $t_{WR}$  is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.











Figure 3-4. Start and Stop Definition







## 4. Write Operations

**BYTE WRITE:** Following a start condition, a write operation requires a 7-bit data word address and a low write bit. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle to the nonvolatile memory. All inputs are disabled during this write cycle,  $t_{WR}$ , and the EEPROM will not respond until the write is complete (see refer to Figure 5-1 on page 8).

PAGE WRITE: The AT24C11 is capable of a 4-byte page write.

A page write is initiated the same as a byte write but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to three more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 5-2 on page 8).

The data word address lower 2 bits are internally incremented following the receipt of each data word. The higher five data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than four data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten. Access to 1 additional page is available upon request.

**ACKNOWLEDGE POLLING:** Once the internally-timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero allowing the read or write sequence to continue.

## 5. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are two read operations: byte read and sequential read.


**BYTE READ:** A byte read is initiated with a start condition followed by a 7-bit data word address and a high read bit. The AT24C11 will respond with an acknowledge and then serially output 8 data bits. The microcontroller does not respond with a zero but does generate a following stop condition (see Figure 5-3 on page 8).

**SEQUENTIAL READ:** Sequential reads are initiated the same as a byte read. After the microcontroller receives an 8-bit data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with an input zero but does generate a following stop condition (see Figure 5-4 on page 8).






Figure 5-1. Byte Write




### Figure 5-2. Page Write





### Figure 5-4. Sequential Read



# AT24C11 Ordering Information

Ordering Code	Package	Operation Range
AT24C11N-10SQ-2.7 AT24C11-10TQ-2.7	8S1 8A2	Lead-free/Halogen-free/ Automotive Temperature (–40°C to 85°C)


Package Type				
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)			
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)			
	Options			
-2.7	Low-Voltage (2.7V to 5.5V)			






## **Packaging Information**

## 8S1 – JEDEC SOIC



AT24C11

## 8A2 – TSSOP







# **Revision History**

Doc. Rev.	Date	Comments
5093E	8/2007	Updated to new Template Updated common figures Added Note to first page
5093D	1/2007	Removed PDIP package offering Removed PB parts
5093C	9/2006	Revision history implemented; Removed 'Preliminary' status from datasheet.



#### Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site www.atmel.com Technical Support s\_eeprom@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.